Petragon IPX61-DL Schematic
Technical Specifications
Technical Summary
The Pegatron IPX61-DL motherboard, revision 1.00 dated September 29, 2010, is engineered by KJ Chang for the Sandy Bridge CPU platform using an LGA-1155 pin socket. The platform is built around the Intel Cougar Point PCH. System memory is supported via dual-channel DDR3 1066/1333 across two slots. The board utilizes a 4MB SPI flash for BIOS storage. Integrated audio is provided by the Realtek ALC892 codec, while networking is handled by an Intel 82579 LAN controller. The Winbond W83677HG-I super I/O manages legacy and system I/O functions. A Fresco USB 3.0 controller enables high-speed USB connectivity, and a VT6315N controller provides IEEE 1394 support. The clock distribution is managed by an ICS9LRS4180A clock generator. Display outputs include DVI-D, HDMI, and VGA ports. Legacy connectivity is maintained through LPT and PS/2 interfaces.
Technician FAQ
Q: What BIOS flash configuration is used on this motherboard?
A: The motherboard uses a 4MB SPI flash ROM for BIOS storage.
Q: What EC/KBC or Super I/O is used on this motherboard?
A: The board uses a Winbond W83677HG-I Super I/O controller.
Q: What is the CPU socket and platform for this motherboard?
A: The motherboard uses an LGA-1155 pin socket for Intel Sandy Bridge processors.
Q: What is the memory architecture of this motherboard?
A: The board supports dual-channel DDR3 1066/1333 memory across two slots.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Pegatron |
| Project Name | IPX61-DL |
| Revision | 1.00 |
| Date | Wednesday, September 29, 2010 |
| Engineer | KJ Chang |
| CPU Platform | Sandy Bridge |
| CPU Socket | LGA-1155 Pin Socket |
| PCH / Southbridge | Intel Cougar Point |
| EC / KBC | WINBOND W83677 |
| Audio Codec | ALC892 |
| BIOS / SPI Flash | SPI FLASH 4MB |
| LAN IC | Intel 82579 |
| RAM Type | DDR3 1066/1333 |
| RAM Architecture | Dual-Channel Memory x 2 Slots |
| USB Hub IC | FRESCO USB3.0 CONTROLLER |
| Super I/O | WINBOND W83677HG-I |
| Clock Generator | ICS9LRS4180A |
| 1394 Controller | VT6315N |
| eSATA | eSATA CONNECTOR |
| DVI-D | DVI-D CONNECTOR |
| HDMI | HDMI CONNECTOR |
| VGA | VGA PORT |
| LPT | LPT |
| PS/2 | PS2 |
| Internal Speaker | INTERNAL SPEAKER |
Technical Summary
The Pegatron IPX61-DL motherboard, revision 1.00 dated September 29, 2010, is engineered by KJ Chang for the Sandy Bridge CPU platform using an LGA-1155 pin socket. The platform is built around the Intel Cougar Point PCH. System memory is supported via dual-channel DDR3 1066/1333 across two slots. The board utilizes a 4MB SPI flash for BIOS storage. Integrated audio is provided by the Realtek ALC892 codec, while networking is handled by an Intel 82579 LAN controller. The Winbond W83677HG-I super I/O manages legacy and system I/O functions. A Fresco USB 3.0 controller enables high-speed USB connectivity, and a VT6315N controller provides IEEE 1394 support. The clock distribution is managed by an ICS9LRS4180A clock generator. Display outputs include DVI-D, HDMI, and VGA ports. Legacy connectivity is maintained through LPT and PS/2 interfaces.
Technician FAQ
Q: What BIOS flash configuration is used on this motherboard?
A: The motherboard uses a 4MB SPI flash ROM for BIOS storage.
Q: What EC/KBC or Super I/O is used on this motherboard?
A: The board uses a Winbond W83677HG-I Super I/O controller.
Q: What is the CPU socket and platform for this motherboard?
A: The motherboard uses an LGA-1155 pin socket for Intel Sandy Bridge processors.
Q: What is the memory architecture of this motherboard?
A: The board supports dual-channel DDR3 1066/1333 memory across two slots.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Attachments
Last edited by a moderator: