Schematic msi ms-6562 rev 10a schematic

Admin

Founder
Staff member
Admin

Reputation:

msi ms-6562 rev 10a




Technical Specifications

ParameterValue
BrandMICRO-STAR
ModelMS-6562
Board NumberMS-6562
Revision10A
DateMonday, February 18, 2002
CPU PlatformPentium 4 in 478 pin Package/Northwood Processor
CPU SocketSocket478
PCH / SouthbridgeICH2
Document NumberMS-656210A
Project CodeBrookdale
ChipsetIntel (R) Brookdale/ICH2
Memory Controller HubMCH BROOKDALE
I/O Controller HubICH2
Firmware HubFWH
Super I/OWinbond I/O
Hardware MonitorHeceta Hardware Monitor
Clock SynthesizerCK_408 Clock
VRM StandardVRM 9.1
Graphics InterfaceAGP 4X (266MHz)
Memory TypeDOUBLE DATA RATE SDRAM
Memory SlotsDIMM 1, 2 & 3
Audio CodecSC1205
LAN ICSC2433
Voltage RegulatorSC1547
Processor Core VoltageVCCP
MCH Core VoltageVCC1_5 (1.5A)
MCH AGP VoltageVCC_AGP (0.37A)
MCH Hub Interface Voltage1.8V
MCH System Memory VoltageSDRAM 3.3V
ICH2 Core Voltage1.8V
ICH2 I/O Voltage3.3V
ICH2 Resume Voltage1.8V
ICH2 Resume I/O Voltage3.3V
ICH2 RTC Voltage3.3V
FWH Voltage3.3V
LPC Super I/O Voltage3.3V
CK-408 Voltage3.3V
CPU PackagePGA-S478-F02
CPU Reference DesignatorU9A
H/W Project EngineerPrudence Wang
H/W Project LeaderAndy Chen

Technical Summary

This MICRO-STAR MS-6562 (Revision 10A) motherboard schematic, dated Monday, February 18, 2002, details the Intel Brookdale/ICH2 chipset platform supporting a Pentium 4 processor in a 478-pin package (Northwood) installed in Socket478. The platform utilizes a VRM 9.1 standard for processor core voltage delivery (VCCP). The memory controller hub (MCH BROOKDALE) interfaces with three DIMM slots supporting Double Data Rate SDRAM at 3.3V. The I/O controller hub (ICH2) manages PCI, USB, LPC, and AC97 links. The system firmware
 

Attachments

  • MSI=MS-6562 Rev 10A.pdf
    477.8 KB · Views: 5
Last edited:
Who is viewing this thread?

There are currently 0 members watching this topic

Users who has read this topic
Top